Scaling Up Hardware Accelerator Verification using A-QED with Functional Decomposition

Saranyu Chattopadhyay, Florian Lonsing, Luca Piccolboni, Deepraj Soni, Peng Wei 0004, Xiaofan Zhang, Yuan Zhou, Luca P. Carloni, Deming Chen, Jason Cong, Ramesh Karri, Zhiru Zhang, Caroline Trippel, Clark W. Barrett, Subhasish Mitra. Scaling Up Hardware Accelerator Verification using A-QED with Functional Decomposition. In Formal Methods in Computer Aided Design, FMCAD 2021, New Haven, CT, USA, October 19-22, 2021. pages 42-52, IEEE, 2021. [doi]

Authors

Saranyu Chattopadhyay

This author has not been identified. Look up 'Saranyu Chattopadhyay' in Google

Florian Lonsing

This author has not been identified. Look up 'Florian Lonsing' in Google

Luca Piccolboni

This author has not been identified. Look up 'Luca Piccolboni' in Google

Deepraj Soni

This author has not been identified. Look up 'Deepraj Soni' in Google

Peng Wei 0004

This author has not been identified. Look up 'Peng Wei 0004' in Google

Xiaofan Zhang

This author has not been identified. Look up 'Xiaofan Zhang' in Google

Yuan Zhou

This author has not been identified. Look up 'Yuan Zhou' in Google

Luca P. Carloni

This author has not been identified. Look up 'Luca P. Carloni' in Google

Deming Chen

This author has not been identified. Look up 'Deming Chen' in Google

Jason Cong

This author has not been identified. Look up 'Jason Cong' in Google

Ramesh Karri

This author has not been identified. Look up 'Ramesh Karri' in Google

Zhiru Zhang

This author has not been identified. Look up 'Zhiru Zhang' in Google

Caroline Trippel

This author has not been identified. Look up 'Caroline Trippel' in Google

Clark W. Barrett

This author has not been identified. Look up 'Clark W. Barrett' in Google

Subhasish Mitra

This author has not been identified. Look up 'Subhasish Mitra' in Google