CRT-Based High-Speed Parallel Architecture for Long BCH Encoding

Hao Chen. CRT-Based High-Speed Parallel Architecture for Long BCH Encoding. IEEE Trans. on Circuits and Systems, 56-II(8):684-686, 2009. [doi]

Authors

Hao Chen

This author has not been identified. It may be one of the following persons: Look up 'Hao Chen' in Google