CRT-Based High-Speed Parallel Architecture for Long BCH Encoding

Hao Chen. CRT-Based High-Speed Parallel Architecture for Long BCH Encoding. IEEE Trans. on Circuits and Systems, 56-II(8):684-686, 2009. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: