A High-Performance Sequential MRU Cache Using Valid-Bit Assistant Search Algorithm

Hsin-Chuan Chen, Jen-Shiun Chiang. A High-Performance Sequential MRU Cache Using Valid-Bit Assistant Search Algorithm. Journal of Circuits, Systems, and Computers, 16(4):613-626, 2007. [doi]

Abstract

Abstract is missing.