The following publications are possibly variants of this publication:
- Protrusion of electroplated copper filled in through silicon vias during annealing processSi Chen, Fei Qin, Tong An, Pei Chen, Bin Xie, Xunqing Shi. mr, 63:183-193, 2016. [doi]
- Redistribution in wafer level chip size packaging technology for high power device applications: Process and design considerationsJiunn Chen, Yi-Shao Lai, Chueh-An Hsieh, Chia Yi Hu. mr, 50(4):522-527, 2010. [doi]