A Fast-Lock Low-Power Subranging Digital Delay-Locked Loop

Hsin-Shu Chen, Jyun-Cheng Lin. A Fast-Lock Low-Power Subranging Digital Delay-Locked Loop. IEICE Transactions, 93-C(6):855-860, 2010. [doi]

Abstract

Abstract is missing.