Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design

Howard H. Chen, David D. Ling. Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design. In DAC. pages 638-643, 1997. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.