Hu Chen, Sanghamitra Roy, Koushik Chakraborty. Exploiting static and dynamic locality of timing errors in robust L1 cache design. In Fifteenth International Symposium on Quality Electronic Design, ISQED 2014, Santa Clara, CA, USA, March 3-5, 2014. pages 9-15, IEEE, 2014. [doi]
Abstract is missing.