Tera-scale performance machine learning SoC with dual stream processor architecture for multimedia content analysis

Tse-Wei Chen, Chi-Sun Tang, Sung-Fang Tsai, Chen-Han Tsai, Shao-Yi Chien, Liang-Gee Chen. Tera-scale performance machine learning SoC with dual stream processor architecture for multimedia content analysis. In IEEE Custom Integrated Circuits Conference, CICC 2009, San Jose, California, USA, 13-16 September, 2009, Proceedings. pages 491-494, IEEE, 2009. [doi]

Authors

Tse-Wei Chen

This author has not been identified. Look up 'Tse-Wei Chen' in Google

Chi-Sun Tang

This author has not been identified. Look up 'Chi-Sun Tang' in Google

Sung-Fang Tsai

This author has not been identified. Look up 'Sung-Fang Tsai' in Google

Chen-Han Tsai

This author has not been identified. Look up 'Chen-Han Tsai' in Google

Shao-Yi Chien

This author has not been identified. Look up 'Shao-Yi Chien' in Google

Liang-Gee Chen

This author has not been identified. Look up 'Liang-Gee Chen' in Google