A fast model for analysis and improvement of gate-level circuit reliability

Chunhong Chen, Ran Xiao. A fast model for analysis and improvement of gate-level circuit reliability. Integration, 50:107-115, 2015. [doi]

Authors

Chunhong Chen

This author has not been identified. Look up 'Chunhong Chen' in Google

Ran Xiao

This author has not been identified. Look up 'Ran Xiao' in Google