Automated synthesis of pseudo-exhaustive test generator in VLSI BIST design

Chien-In Henry Chen, Joel T. Yuen. Automated synthesis of pseudo-exhaustive test generator in VLSI BIST design. IEEE Trans. VLSI Syst., 2(3):273-291, 1994. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.