A 100MHz-1GHz adaptive bandwidth phase-locked loop in 90nm process

Kuo-Hsing Cheng, Kai-Fei Chang, Yu-lung Lo, Ching-Wen Lai, Yuh-Kuang Tseng. A 100MHz-1GHz adaptive bandwidth phase-locked loop in 90nm process. In International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece. IEEE, 2006. [doi]

Authors

Kuo-Hsing Cheng

This author has not been identified. Look up 'Kuo-Hsing Cheng' in Google

Kai-Fei Chang

This author has not been identified. Look up 'Kai-Fei Chang' in Google

Yu-lung Lo

This author has not been identified. Look up 'Yu-lung Lo' in Google

Ching-Wen Lai

This author has not been identified. Look up 'Ching-Wen Lai' in Google

Yuh-Kuang Tseng

This author has not been identified. Look up 'Yuh-Kuang Tseng' in Google