Low-Power 3D-PCB Stacking System Design and Validation by Automatic Voltage-Current Scalable Technique - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Ching-Hwa Cheng, Jiun-In Guo. Low-Power 3D-PCB Stacking System Design and Validation by Automatic Voltage-Current Scalable Technique. In 2020 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2020, Hsinchu, Taiwan, August 10-13, 2020. pages 1-2, IEEE, 2020. [doi]

This author has not been identified. Look up 'Ching-Hwa Cheng' in GoogleThis author has not been identified. Look up 'Jiun-In Guo' in Google

runs on WebDSL