Kuo-Hsing Cheng, Chan-Wei Huang, Shu-Yu Jiang. Self-sampled vernier delay line for built-in clock jitter measurement. In International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece. IEEE, 2006. [doi]
Abstract is missing.