EECache: A Comprehensive Study on the Architectural Design for Energy-Efficient Last-Level Caches in Chip Multiprocessors

Hsiang-Yun Cheng, Matt Poremba, Narges Shahidi, Ivan Stalev, Mary Jane Irwin, Mahmut T. Kandemir, Jack Sampson, Yuan Xie 0001. EECache: A Comprehensive Study on the Architectural Design for Energy-Efficient Last-Level Caches in Chip Multiprocessors. TACO, 12(2):17, 2015. [doi]

Authors

Hsiang-Yun Cheng

This author has not been identified. Look up 'Hsiang-Yun Cheng' in Google

Matt Poremba

This author has not been identified. Look up 'Matt Poremba' in Google

Narges Shahidi

This author has not been identified. Look up 'Narges Shahidi' in Google

Ivan Stalev

This author has not been identified. Look up 'Ivan Stalev' in Google

Mary Jane Irwin

This author has not been identified. Look up 'Mary Jane Irwin' in Google

Mahmut T. Kandemir

This author has not been identified. Look up 'Mahmut T. Kandemir' in Google

Jack Sampson

This author has not been identified. Look up 'Jack Sampson' in Google

Yuan Xie 0001

This author has not been identified. Look up 'Yuan Xie 0001' in Google