An embedded FPGA architecture for efficient visual saliency based object recognition implementation

Hanen Chenini. An embedded FPGA architecture for efficient visual saliency based object recognition implementation. In 6th International Conference on Systems and Control, ICSC 2017, Batna, Algeria, May 7-9, 2017. pages 187-192, IEEE, 2017. [doi]

Abstract

Abstract is missing.