A low power based system partitioning and binding technique for multi-chip module architectures

Raghava V. Cherabuddi, Magdy A. Bayoumi, H. Krishnamurthy. A low power based system partitioning and binding technique for multi-chip module architectures. In 7th Great Lakes Symposium on VLSI (GLS-VLSI 97), 13-15 March 1997, Urbana, IL, USA. pages 156-162, IEEE Computer Society, 1997. [doi]

Authors

Raghava V. Cherabuddi

This author has not been identified. Look up 'Raghava V. Cherabuddi' in Google

Magdy A. Bayoumi

This author has not been identified. Look up 'Magdy A. Bayoumi' in Google

H. Krishnamurthy

This author has not been identified. Look up 'H. Krishnamurthy' in Google