Runtime deadlock analysis for system level design

Eric Cheung, Xi Chen, Harry Hsieh, Abhijit Davare, Alberto L. Sangiovanni-Vincentelli, Yosinori Watanabe. Runtime deadlock analysis for system level design. Design Autom. for Emb. Sys., 13(4):287-310, 2009. [doi]

Abstract

Abstract is missing.