Non-Scan Design-for-Testability Techniques for Sequential Circuits

Vivek Chickermane, Elizabeth M. Rudnick, Prithviraj Banerjee, Janak H. Patel. Non-Scan Design-for-Testability Techniques for Sequential Circuits. In DAC. pages 236-241, 1993. [doi]

Abstract

Abstract is missing.