Analyses and techniques for phase noise reduction in CMOS Hartley oscillator topology

Ilias Chlis, Domenico Pepe, Domenico Zito. Analyses and techniques for phase noise reduction in CMOS Hartley oscillator topology. I. J. Circuit Theory and Applications, 45(12):1993-2016, 2017. [doi]

Abstract

Abstract is missing.