The following publications are possibly variants of this publication:
- A High-Performance and Energy-Efficient Architecture for Floating-Point Based LU Decomposition on FPGAsGokul Govindu, Seonil Choi, Viktor K. Prasanna, Vikash Daga, Sridhar Gangadharpalli, V. Sridhar. ipps 2004: [doi]
- Energy-efficient Hardware Architecture and VLSI Implementation of a Polyphase Channelizer with Applications to Subband Adaptive FilteringYongtao Wang, Hamid Mahmoodi, Lih-Yih Chiou, Hunsoo Choo, Jongsun Park, Woopyo Jeong, Kaushik Roy. vlsisp, 58(2):125-137, 2010. [doi]