Byungwoo Choi, D. M. H. Walker. Timing Analysis of Combinational Circuits Including Capacitive Coupling and Statistical Process Variation. In 18th IEEE VLSI Test Symposium (VTS 2000), 30 April - 4 May 2000, Montreal, Canada. pages 49-54, IEEE Computer Society, 2000. [doi]
Abstract is missing.