The following publications are possibly variants of this publication:
- A 5-GHz subharmonically injection-locked all-digital PLL with complementary switched injectionSung-Yong Cho, SungWoo Kim, Min-Seong Choo, Jinhyung Lee, Han-Gon Ko, Sungchun Jang, Sang-Hyeok Chu, Woo-Rham Bae, Yoonsoo Kim, Deog Kyoon Jeong. esscirc 2015: 384-387 [doi]
- A 387.6fs Integrated Jitter and -80dBc Reference Spurs Ring based PLL with Track- and-Hold Charge Pump and Automatic Loop Gain Control in 7nm FinFET CMOSChen-Ting Ko, Ting-Kuei Kuan, Ruei-Pin Shen, Chih-Hsien Chang, Kenny Hsieh, Mark Chen 0001. vlsic 2019: 164 [doi]