A configurable length, Fused Multiply-Add floating point unit for a VLIW processor - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Vassilios A. Chouliaras, Konstantinos Manolopoulos, Dionysios I. Reisis. A configurable length, Fused Multiply-Add floating point unit for a VLIW processor. In Annual IEEE International SoC Conference, SoCC 2009, September 9-11, 2009, Belfast, Northern Ireland, UK, Proceedings. pages 93-96, IEEE, 2009. [doi]

This author has not been identified. Look up 'Vassilios A. Chouliaras' in GoogleThis author has not been identified. Look up 'Konstantinos Manolopoulos' in GoogleThis author has not been identified. Look up 'Dionysios I. Reisis' in Google

runs on WebDSL