Analysis and Verilog-A Modeling of Floating-Gate Transistors

Sayma Nowshin Chowdhury, Matthew Chen, Sahil Shah. Analysis and Verilog-A Modeling of Floating-Gate Transistors. IEEE Open J. Circuits Syst., 6:63-73, 2025. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.