A Configurable and Versatile Architecture for Low Power, Energy Efficient Hardware Acceleration of Convolutional Neural Networks

Steinar Thune Christensen, Snorre Aunet, Omer Qadir. A Configurable and Versatile Architecture for Low Power, Energy Efficient Hardware Acceleration of Convolutional Neural Networks. In Jari Nurmi, Peeter Ellervee, Kari Halonen, Juha Röning, editors, 2019 IEEE Nordic Circuits and Systems Conference, NORCAS 2019: NORCHIP and International Symposium of System-on-Chip (SoC), Helsinki, Finland, October 29-30, 2019. pages 1-6, IEEE, 2019. [doi]

Authors

Steinar Thune Christensen

This author has not been identified. Look up 'Steinar Thune Christensen' in Google

Snorre Aunet

This author has not been identified. Look up 'Snorre Aunet' in Google

Omer Qadir

This author has not been identified. Look up 'Omer Qadir' in Google