Design of a 64-bit Low-energy High-performance Adder using Dynamic Feedthrough Logic

Pierce Chuang, David Li, Manoj Sachdev. Design of a 64-bit Low-energy High-performance Adder using Dynamic Feedthrough Logic. In International Symposium on Circuits and Systems (ISCAS 2009), 24-17 May 2009, Taipei, Taiwan. pages 3038-3041, IEEE, 2009. [doi]

Abstract

Abstract is missing.