Weitong Chuang, Sachin S. Sapatnekar, Ibrahim N. Hajj. Timing and area optimization for standard-cell VLSI circuit design. IEEE Trans. on CAD of Integrated Circuits and Systems, 14(3):308-320, 1995. [doi]
No references recorded for this publication.
No citations of this publication recorded.