A DSL Compiler for Accelerating Image Processing Pipelines on FPGAs

Nitin Chugh, Vinay Vasista, Suresh Purini, Uday Bondhugula. A DSL Compiler for Accelerating Image Processing Pipelines on FPGAs. In Ayal Zaks, Bilha Mendelson, Lawrence Rauchwerger, Wen-mei W. Hwu, editors, Proceedings of the 2016 International Conference on Parallel Architectures and Compilation, PACT 2016, Haifa, Israel, September 11-15, 2016. pages 327-338, ACM, 2016. [doi]

Authors

Nitin Chugh

This author has not been identified. Look up 'Nitin Chugh' in Google

Vinay Vasista

This author has not been identified. Look up 'Vinay Vasista' in Google

Suresh Purini

This author has not been identified. Look up 'Suresh Purini' in Google

Uday Bondhugula

This author has not been identified. Look up 'Uday Bondhugula' in Google