A low-latency, high-throughput on-chip optical router architecture for future chip multiprocessors

Mark J. Cianchetti, David H. Albonesi. A low-latency, high-throughput on-chip optical router architecture for future chip multiprocessors. JETC, 7(2):9, 2011. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.