Petr Cizek, Jan Faigl. Real-Time FPGA-Based Detection of Speeded-Up Robust Features Using Separable Convolution. IEEE Trans. Industrial Informatics, 14(3):1155-1163, 2018. [doi]
No references recorded for this publication.
No citations of this publication recorded.