Fast exposure simulation for large circuit patterns in electron beam lithography

B. D. Cook, Soo-Young Lee. Fast exposure simulation for large circuit patterns in electron beam lithography. In ICIP. pages 442-445, 1995. [doi]

Authors

B. D. Cook

This author has not been identified. Look up 'B. D. Cook' in Google

Soo-Young Lee

This author has not been identified. Look up 'Soo-Young Lee' in Google