Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates

Pasquale Corsonello, Marco Lanuzza, Stefania Perri. Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates. I. J. Circuit Theory and Applications, 42(1):65-70, 2014. [doi]

Abstract

Abstract is missing.