IP Watermarking Using Incremental Technology Mapping at Logic Synthesis Level

Aijiao Cui, Chip-Hong Chang, Sofiène Tahar. IP Watermarking Using Incremental Technology Mapping at Logic Synthesis Level. IEEE Trans. on CAD of Integrated Circuits and Systems, 27(9):1565-1570, 2008. [doi]

Authors

Aijiao Cui

This author has not been identified. Look up 'Aijiao Cui' in Google

Chip-Hong Chang

This author has not been identified. Look up 'Chip-Hong Chang' in Google

Sofiène Tahar

This author has not been identified. Look up 'Sofiène Tahar' in Google