Pipelined Binary Parallel Counters Employing Latched Quaternary Logic Full Adders

K. Wayne Current. Pipelined Binary Parallel Counters Employing Latched Quaternary Logic Full Adders. IEEE Transactions on Computers, 29(5):400-403, 1980.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.