Zbigniew J. Czech. Speeding Up Sequential Simulated Annealing by Parallelization. In Fifth International Conference on Parallel Computing in Electrical Engineering (PARELEC 2006), 13-17 September 2006, Bialystok, Poland. pages 349-356, IEEE Computer Society, 2006. [doi]
Abstract is missing.