Hierarchical physical design methodology for multi-million gate chips

Wei-Jin Dai. Hierarchical physical design methodology for multi-million gate chips. In ISPD. pages 179-181, 2001. [doi]

Abstract

Abstract is missing.