FPGA-based prototyping of a 2D MESH / TORUS on-chip interconnect (abstract only) - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Donglai Dai, Aniruddha Vaidya, Roy Saharoy, Seungjoon Park, Dongkook Park, Hariharan L. Thantry, Ralf Plate, Elmar Maas, Akhilesh Kumar, Mani Azimi. FPGA-based prototyping of a 2D MESH / TORUS on-chip interconnect (abstract only). In Peter Y. K. Cheung, John Wawrzynek, editors, Proceedings of the ACM/SIGDA 18th International Symposium on Field Programmable Gate Arrays, FPGA 2010, Monterey, California, USA, February 21-23, 2010. pages 293, ACM, 2010. [doi]

This author has not been identified. Look up 'Donglai Dai' in GoogleThis author has not been identified. Look up 'Aniruddha Vaidya' in GoogleThis author has not been identified. Look up 'Roy Saharoy' in GoogleThis author has not been identified. Look up 'Seungjoon Park' in GoogleThis author has not been identified. Look up 'Dongkook Park' in GoogleThis author has not been identified. Look up 'Hariharan L. Thantry' in GoogleThis author has not been identified. Look up 'Ralf Plate' in GoogleThis author has not been identified. Look up 'Elmar Maas' in GoogleThis author has not been identified. Look up 'Akhilesh Kumar' in GoogleThis author has not been identified. Look up 'Mani Azimi' in Google

runs on WebDSL