The following publications are possibly variants of this publication:
- Memory Efficient Decoder Architectures for Quasi-Cyclic LDPC CodesYongmei Dai, Ning Chen, Zhiyuan Yan. tcas, 55-I(9):2898-2911, 2008. [doi]
- FPGA-based low-complexity high-throughput tri-mode decoder for quasi-cyclic LDPC codesXiaoheng Chen, Qin Huang, Shu Lin 0001, Venkatesh Akella. allerton 2009: 600-606 [doi]
- Efficient Configurable Decoder Architecture for Nonbinary Quasi-Cyclic LDPC CodesXiaoheng Chen, Shu Lin, Venkatesh Akella. tcas, 59-I(1):188-197, 2012. [doi]
- Efficient Shuffled Decoder Architecture for Nonbinary Quasi-Cyclic LDPC CodesJun Lin, Zhiyuan Yan. tvlsi, 21(9):1756-1761, 2013. [doi]