Preyesh Dalmia, Vikas, Abhinav Parashar, Akshi Tomar, Neeta Pandey. Novel High Speed Vedic Multiplier Proposal Incorporating Adder Based on Quaternary Signed Digit Number System. In 31st International Conference on VLSI Design and 17th International Conference on Embedded Systems, VLSID 2018, Pune, India, January 6-10, 2018. pages 289-294, IEEE Computer Society, 2018. [doi]
@inproceedings{DalmiaVPTP18,
title = {Novel High Speed Vedic Multiplier Proposal Incorporating Adder Based on Quaternary Signed Digit Number System},
author = {Preyesh Dalmia and Vikas and Abhinav Parashar and Akshi Tomar and Neeta Pandey},
year = {2018},
doi = {10.1109/VLSID.2018.78},
url = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2018.78},
researchr = {https://researchr.org/publication/DalmiaVPTP18},
cites = {0},
citedby = {0},
pages = {289-294},
booktitle = {31st International Conference on VLSI Design and 17th International Conference on Embedded Systems, VLSID 2018, Pune, India, January 6-10, 2018},
publisher = {IEEE Computer Society},
isbn = {978-1-5386-3692-3},
}