A Scalable Design Approach to Efficiently Map Applications on CGRAs

Satyajit Das, Thomas Peyret, Kevin Martin, Gwenolé Corre, Mathieu Thevenin, Philippe Coussy. A Scalable Design Approach to Efficiently Map Applications on CGRAs. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2016, Pittsburgh, PA, USA, July 11-13, 2016. pages 655-660, IEEE, 2016. [doi]

Authors

Satyajit Das

This author has not been identified. Look up 'Satyajit Das' in Google

Thomas Peyret

This author has not been identified. Look up 'Thomas Peyret' in Google

Kevin Martin

This author has not been identified. Look up 'Kevin Martin' in Google

Gwenolé Corre

This author has not been identified. Look up 'Gwenolé Corre' in Google

Mathieu Thevenin

This author has not been identified. Look up 'Mathieu Thevenin' in Google

Philippe Coussy

This author has not been identified. Look up 'Philippe Coussy' in Google