A New Device Level Digital Simulator for Simulation and Functional Verification of Large Semiconductor Memories - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Tathagato Rai Dastidar, Partha Ray. A New Device Level Digital Simulator for Simulation and Functional Verification of Large Semiconductor Memories. In 19th International Conference on VLSI Design (VLSI Design 2006), 3-7 January 2006, Hyderabad, India. pages 155-160, IEEE Computer Society, 2006. [doi]

This author has not been identified. Look up 'Tathagato Rai Dastidar' in GoogleThis author has not been identified. Look up 'Partha Ray' in Google

runs on WebDSL