A Timing Aware Connectivity Optimization Technique for Improving Energy Efficiency of High-Performance CPUs

Ayan Datta, Karanvir Singh, Arpita Dutta, Kousik Debnath. A Timing Aware Connectivity Optimization Technique for Improving Energy Efficiency of High-Performance CPUs. In IEEE Symposium in Low-Power and High-Speed Chips, COOL CHIPS 2021, Tokyo, Japan, April 14-16, 2021. pages 1-6, IEEE, 2021. [doi]

Authors

Ayan Datta

This author has not been identified. Look up 'Ayan Datta' in Google

Karanvir Singh

This author has not been identified. Look up 'Karanvir Singh' in Google

Arpita Dutta

This author has not been identified. Look up 'Arpita Dutta' in Google

Kousik Debnath

This author has not been identified. Look up 'Kousik Debnath' in Google