Test methodology for embedded cores which protects intellectual property

K. De. Test methodology for embedded cores which protects intellectual property. In 15th IEEE VLSI Test Symposium (VTS 97), April 27-May 1, 1997, Monterey, California, USA. pages 2-9, IEEE Computer Society, 1997. [doi]

Abstract

Abstract is missing.