PREST: a system for logic partitioning and resynthesis for testability

K. De, P. Banerjee. PREST: a system for logic partitioning and resynthesis for testability. IEEE Trans. VLSI Syst., 1(4):514-525, 1993. [doi]

Authors

K. De

This author has not been identified. Look up 'K. De' in Google

P. Banerjee

This author has not been identified. Look up 'P. Banerjee' in Google