Dual clock rate block data parallel architecture

An-Te Deng, Winser E. Alexander. Dual clock rate block data parallel architecture. In ISCAS (3). pages 532-535, 2003. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.