Li-Ming Denq, Tzu-chiang Wang, Cheng-Wen Wu. An Enhanced SRAM BISR Design with Reduced Timing Penalty. In 15th Asian Test Symposium, ATS 2006, Fukuoka, Japan, November 20-23, 2006. pages 25-30, IEEE, 2006. [doi]
No references recorded for this publication.
No citations of this publication recorded.