Workload-Aware Power Gating Design and Run-Time Management for Massively Parallel GPGPUs

Kapil Dev, Sherief Reda, Indrani Paul, Wei Huang, Wayne Burleson. Workload-Aware Power Gating Design and Run-Time Management for Massively Parallel GPGPUs. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2016, Pittsburgh, PA, USA, July 11-13, 2016. pages 242-247, IEEE, 2016. [doi]

Authors

Kapil Dev

This author has not been identified. Look up 'Kapil Dev' in Google

Sherief Reda

This author has not been identified. Look up 'Sherief Reda' in Google

Indrani Paul

This author has not been identified. Look up 'Indrani Paul' in Google

Wei Huang

This author has not been identified. Look up 'Wei Huang' in Google

Wayne Burleson

This author has not been identified. Look up 'Wayne Burleson' in Google