A power reduction method for off-chip interconnects

F. Devisch, J. Stiens, R. Vounckx, M. Kuijk. A power reduction method for off-chip interconnects. In IEEE International Symposium on Circuits and Systems, ISCAS 2000, Emerging Technologies for the 21st Century, Geneva, Switzerland, 28-31 May 2000, Proceedings. pages 265-268, IEEE, 2000. [doi]

Authors

F. Devisch

This author has not been identified. Look up 'F. Devisch' in Google

J. Stiens

This author has not been identified. Look up 'J. Stiens' in Google

R. Vounckx

This author has not been identified. Look up 'R. Vounckx' in Google

M. Kuijk

This author has not been identified. Look up 'M. Kuijk' in Google