Circuit-level evaluation of a new zero-cost transistor in an embedded non-volatile memory CMOS technology

Paul Devoge, Hassen Aziza, Philippe Lorenzini, Franck Julien, Abderrezak Marzaki, Alexandre Malherbe, Marc Mantelli, Thomas Sardin, Sébastien Haendler, Arnaud Régnier, Stephan Niel. Circuit-level evaluation of a new zero-cost transistor in an embedded non-volatile memory CMOS technology. In 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, DTIS 2021, Montpellier, France, June 28-30, 2021. pages 1-5, IEEE, 2021. [doi]

Authors

Paul Devoge

This author has not been identified. Look up 'Paul Devoge' in Google

Hassen Aziza

This author has not been identified. Look up 'Hassen Aziza' in Google

Philippe Lorenzini

This author has not been identified. Look up 'Philippe Lorenzini' in Google

Franck Julien

This author has not been identified. Look up 'Franck Julien' in Google

Abderrezak Marzaki

This author has not been identified. Look up 'Abderrezak Marzaki' in Google

Alexandre Malherbe

This author has not been identified. Look up 'Alexandre Malherbe' in Google

Marc Mantelli

This author has not been identified. Look up 'Marc Mantelli' in Google

Thomas Sardin

This author has not been identified. Look up 'Thomas Sardin' in Google

Sébastien Haendler

This author has not been identified. Look up 'Sébastien Haendler' in Google

Arnaud Régnier

This author has not been identified. Look up 'Arnaud Régnier' in Google

Stephan Niel

This author has not been identified. Look up 'Stephan Niel' in Google